In this paper, an interleaved soft switching boost converter for a Photovoltaic Power Conditioning System (PV-PCS) with high efficiency is proposed. In order to raise the efficiency of the proposed converter, a 2-phase interleaved boost converter integrated with soft switching cells is used. All of the switching devices in the proposed converter achieve zero current switching (ZCS) or zero voltage switching (ZVS). Thus, the proposed circuit has a high efficiency characteristic due to low switching losses. To analyze the power losses of the proposed converter, two experimental sets have been built. One consists of normal devices (MOSFETs, Fast Recovery (FR) diodes) and the other consists of advanced power devices (CoolMOSs, SiC-Schottky Barrier Diodes (SBDs)). To verify the validity of the proposed topology, theoretical analysis and experimental results are presented.
I. INTRODUCTION
In recent years, one of the trends in power electronics converters has been to reduce power losses for high efficiency. There are two key methods to decrease the power losses of power electronic converters. The one is to apply advanced power devices into the converters. The other way is a development in their topologies, such as soft switching converters. Also, for high efficiency converters design, it is important to make the improvements through an analysis of loss factors and loss distribution [1] , [2] . This paper proposes an interleaved soft switching (ISS) boost converter with a soft switching method for high efficiency PV-PCS. The interleaved boost converter (IBC) is advantageous in terms of its efficiency, since it can reduce conduction loss by means of a distribution of the input current.
In addition, an IBC has some merits, such as low current stress, reduction of the passive components dimension, and small input current ripple and output voltage ripple.
However, the switching loss of an IBC increases according to the increase in the number of switching devices such as MOSFETs and diodes. To solve this problem, this paper adopts the soft switching method. The proposed converter can reduce the switching loss because the switches are turned on and off with zero current switching (ZCS) and zero voltage switching (ZVS), respectively. As a result, the proposed ISS boost converter can achieve better energy transfer.
This paper presents the operational principle and a theoretical analysis of the proposed converter in section 2. In section 3, we calculate the power loss of the proposed ISS boost converter in detail. Then, to verify the validity of the proposed circuit, a 3kW prototype was built, and a test was performed to compare the efficiency before and after using advanced power devices in the proposed converter.
II. INTERLEAVED SOFT SWITCHING BOOST
CONVERTER [3] , [4] Fig . 1 shows a schematic of the proposed ISS boost converter, which is based on a 2-phase interleaved boost converter with soft switching cells that consists of switches
The interleaving technique requires that each converter connected in parallel operates at the same switching frequency, and that the switch of each converter be shifted with respect to the others by 360
• /N. Owing to these features, the input current ripple, output voltage ripple and dimension of the passive components can be reduced. However, due to the parallel structure, the switching losses of this topology increase according to the increase in the number of switching devices. We use soft switching cells to decrease the switching losses. Therefore, the proposed converter has the advantages of both the interleaving topology and soft switching cells. Fig. 2 illustrates the switching patterns along with the theoretical voltage and current waveforms. Two switches of each phase, such as (S 1 , S 2 ) or (S 3 , S 4 ), are turned on and off, simultaneously. Each phase has a phase difference of 180 degrees. Thus, the main inductor current of each phase linearly increases or decreases with a phase difference of 180 degrees according to the switching patterns. As seen in Fig. 2 , the input current ripple is reduced and the input current ripple frequency becomes 2 times higher than the switching frequency. The operation modes of the proposed ISS boost converter are divided into 6 stages in a single phase. Fig. 3 depicts the operation modes according to the different current paths. Fig. 4 
This mode is started when S 1 and S 2 are turned off with ZVS, due to C r1 . L r1 and C r1 begin to resonate. The i Lr1 decreases resonantly and v Cr1 begins to increase resonantly from zero to V 0 . MODE 5 [t 5 ≤ t < t 6 ] The i L1 and i Lr1 are added together and the resulting current flows to the output through D 1 . i Lr1 decreases to zero during this mode, which is finished when i Lr1 has become equal to zero.
III. POWER LOSS ANALYSIS OF THE ISS BOOST CONVERTER [5]-[9]
The specifications used in the power loss analysis are given in Table I . The power loss analysis of the proposed converter is performed with two types of sets. Set A consists of normal devices (MOSFETs, fast recovery (FR) diodes) while set B consists of advanced power devices (CoolMOSs, SiC-Schottky barrier diodes (SBDs)). 
The calculation of the results for the power losses are based on the following conditions: The I 2(Drain(rms)) is as follows:
A. POWER LOSS OF FET
where, the I Drain(rms) is the root-mean-square (rms) value of the I Drain . A MOSFET (IXFN48N60P) and a CoolMOS (IPW60 R045CS) were used as the switching device of set A and set B, respectively. The characteristics of the CoolMOS are that the drain-source on the resistance (R DS(on) ) is about 1/5th and the output capacitance (C OSS ) is about 3/5th of a general MOSFET's. Therefore, the CoolMOS can reduce the conduction loss and the output capacitance loss. The loss of FET (P F ET ) consists of the switching loss (P SW (F ET ) ) and the conduction loss (P CON D(F ET ) ).
The P SW (F ET ) is calculated on the basis of the overlap area of the drain-source voltage (V DS ) and drain current (I Drain ).
Not all the FETs of the proposed converter generate E ON and E OF F due to ZCS and ZVS, respectively. The drainsource on the resistance of FET (R DS(on) ) increases about 1.5 times at an operating temperature of 80
• C. Therefore, the P CON D(F ET ) is as follows:
B. POWER LOSS OF THE DIODE
A FR-diode (DSE2x31-06C) and a SiC-SBD (IDT16S 60C) were used as the main and resonant diodes of set A and set B, respectively. The schottky barrier of the SiC-SBD is about 2 times higher than that of the FR-diode and the leakage current of SiC-SBD is smaller than that of the FR-diode. The reverse recovery current is almost zero. Thus, although the f Csw is increased, the switching loss is not increased. The power loss of the diode (P DIODE ) consists of the reverse recovery loss (P trr(DIODE) ) and the conduction loss (P CON D(DIODE) ).
The P CON D(DIODE) consists of the equivalent resistance loss (P RD ) and the forward voltage drop loss (P V F ).
where R D is the equivalent resistance of the diode, V F is the forward voltage drop, I rms is the rms value of the diode current and I avg is the average value of the diode current. Fig. 6 shows the main diode current waveform during each mode. The I 2 M DIODE(rms) and I M DIODE(avg) are as follows:
where I M DIODE(rms) is the rms value of the main diode current and I M DIODE(avg) is the average value of the main diode current. Table III shows the power loss of the main diodes (P M DIODE ) for each device. The R D and V F of the SiC-SBD are larger than those of the FR-Diode. Therefore, the P M DIODE of set B is larger than that of set A. 
Table IV shows the power losses of the resonant diodes (P R DIODE ). 
From Table III and Table IV , the P trr(DIODE) is zero due to the soft switching cells and the SiC-SBD's P CON D(DIODE) is larger than that of the FR-diode. Thus, the SiC-SBD does not necessarily need to use the proposed ISS boost converter for high efficiency.
C. POWER LOSS OF THE MAIN INDUCTOR
The power losses of the main inductors (P M L ) consist of the core losses (P M f e ) and the copper losses (P M cu ).
We used a high flux core [CH400060E20] for the main inductor. The main inductor ripple current is selected to be 60% of the main inductor average current. 
where ∆B M m is the variation of the magnetic flux density and B M m is the ac magnitude of the magnetic flux density. The core loss of the cross section (P M Lcs ) and the P M f e of the main inductor core are as follows:
The P M cu can be written as follows:
Table VI presents the power loss of the main inductor. In order to reduce the core size, the main inductor of each phase is divided into two inductors connected in series. 
D. POWER LOSS OF THE RESONANT INDUCTOR
We used a Molypermalloy Powder (MPP) core [CM270026] for the resonant inductor. The resonant inductor current appears as a square waveform during the switch turn on time. Table VII presents the specifications of the resonant inductor core.
Using (14) and (15), we can obtain the ∆B m and B m of the MPP core. The core loss of the cross section loss (P RLcs ) of the MPP core is as follows: The equivalent resistance of the resonant inductor (R RL ) increases about 1.3 times at an operating temperature of 80. Therefore, the P Rcu is expressed by (21).
The power loss of the resonant inductor (P RL ) is represented in Table VIII . (P Rf e ) × 2 86.538
E. TOTAL POWER LOSS OF THE ISS BOOST CONVERTER
Detailed values of the different power losses of set A and set B are given in Table IX. Compared to the MOSFET, the CoolMOS can reduce the power loss, 25.549 W, due to the low R DS(on) and C oss . However, the SiC-SBD has an increased power loss, 0.578 W, in comparison to the FR-Diode. Thus, the SiC-SBD is not suitable for the soft switching topology, due to its high R D . Fig.8 shows the power loss distribution of set A and set B. The largest fraction of the power loss is the P F ET .
Therefore, switching devices should be considered in terms of the R DS(on) of FET in order to raise their efficiency. The diodes should be chosen for the smallest R D and V F . Also, the main inductor and resonant inductors should be selected for the smallest core loss. In addition, the winding wire should be considered in terms of the biggest available cross section.
IV. EXPERIMENTAL RESULTS
A 3kW prototype PV-PCS using an ISS boost converter was built to verify the theoretical analysis and then an efficiency test was performed. The experimental parameters were applied under the same conditions as those of the power loss analysis. Fig. 9 shows a photograph of the PV-PCS using the proposed converter. A digital signal processor (DSP) TMS320F2812 of Texas Instruments (TI) was used to control the PV-PCS. Fig. 10 shows the experimental results of the main inductor current waveforms and each phase gate signal when the input voltages are 250 V and 350 V, respectively. The devices used in Fig. 10 and Fig. 11 are for set A.
The output voltage is controlled to DC 380 V. The gate signals are supplied with a phase difference of 180 degrees. According to the gate signals, the main inductor currents increase and decrease linearly. Fig. 11 shows the experimental results of the switch's voltage and current as well as the gate signal. Because the voltage of the FET is affected by the capacitance (C OSS ), it includes a ringing waveform. The switch is turned on and off under ZCS and ZVS, respectively. Therefore, we can ensure that no switching loss of the proposed ISS boost converter is generated, because of the soft switching cells.
For the efficiency measurements, the experimental conditions of the proposed converter are given in Table I .
The input voltage ranges from 200-350 V and the load ratio ranges from 10-100%. A power analyzer (WT3000, YOKOGAWA) was used to measure the efficiency. Fig. 12 shows the efficiency measurement results of set A and set B with respect to the variations in input voltage and load condition. The maximum efficiency of set A and set B is 98.93% at 350 V of input voltage. To compare the measured and calculated power loss, the same conditions as those mentioned in section III are applied. Table X shows the difference between the measured and calculated power losses in the two sets. As can be seen in Fig.  12 , the measured efficiencies of set A and set B are 97.84% and 98.2%, respectively. The difference between the power losses is slight. This is considered to be due to unknown losses such as input EMI filter loss, PCB loss, connectors' loss, measurement equipment error and so forth. 
V. CONCLUSIONS
In this paper, we proposed a high efficiency ISS boost converter for a PV-PCS. For this task, a 2-phase interleaved boost converter integrated with a soft switching cell was studied. The switches were turned on and off with ZCS and ZVS, respectively. This proposed topology can exploit both the IBC and the soft switching method. We analyzed the power losses of the proposed ISS boost converter in detail with respect to set A and set B, and then the efficiency tests were performed. We confirmed that a SiC-SBD is not suitable for the soft switching topology. The maximum efficiency of the proposed ISS boost converter is 98.93%. The experimental results verified the operational principle of the proposed converter and the theoretical power loss analysis. The result of the power loss analysis should be useful as a calculation guideline for soft switching converters.
